


Logic Design

M.S. Comprehensive Exam Spring 2013

1. Below is the state diagram for a three-state, two-input, two-output state machine.

(a) Fill in the one-hot transition table using the information in the state diagram. (5 points)



Next State	Present State	Condition	Output X	Output Y
S1	S1	B'	0	0
S1	S2	AB	1	0
S1	S3	1	0	1
S2	S1	B	0	1
S2	S2	AB'	1	X
S3	S2	A'	1	0

(b) Determine the flip-flop input equation and output equation. (5 points)

$$D_{S1} = B' + AB$$

$$D_{S2} = B + AB'$$


$$D_{S3} = A'$$

$$X = S2 \cdot AB + S2 \cdot AB' + S2 \cdot A' = S2 \cdot (AB + AB' + A') = S2$$

$$Y = S3 \cdot 1 + S1 \cdot B = S3 + S1 \cdot B$$

2. The following is the logic diagram of a bi-directional shift register with parallel load. The current states for $Q_3Q_2Q_1Q_0$ are 0011. The input values for D_3, D_2, D_1, D_0, E, F are fixed, i.e. $D_3=0, D_2=1, D_1=0, D_0=1, E=1, F=0$.

- (a) If $B_1=0, B_0=0$, what is the next pattern for $Q_3Q_2Q_1Q_0$? **0011**
- (b) If $B_1=0, B_0=1$, what is the next pattern for $Q_3Q_2Q_1Q_0$? **0101**
- (c) If $B_1=1, B_0=0$, what is the next pattern for $Q_3Q_2Q_1Q_0$? **0111**
- (d) If $B_1=1, B_0=1$, what is the next pattern for $Q_3Q_2Q_1Q_0$? **0001**



3. Two-level logic minimization

$$F(A, B, C, D) = \sum m(0,2,4,6,14,15)$$

$$d(A, B, C, D) = \sum m(1,7,8,11)$$

		F			
		00	01	11	10
CD \ AB	00	1	x		1
	01	1		x	1
	11			1	1
	10	x		x	

a) Identify all the prime and essential prime implicants.

	Prime	Essential
0--0	$\overline{A}\overline{D}$	$\overline{A}\overline{D}$
-11-	BC	BC
000-	$\overline{A}\overline{B}\overline{C}$	
-000	$\overline{B}\overline{C}\overline{D}$	
1-11	ACD	

b) Find the minimum two-level logic implementation.



$$F = \overline{A}\overline{D} + BC$$

4. Different kinds of flip-flops

a) Fill in the excitation tables for J-K and D flop-flops.

Q	Q+	J	K	D
0	0	0	X	0
0	1	1	X	1
1	0	X	1	0
1	1	X	0	1


b) Complete the timing diagram for the following circuit. Note that the Ck inputs on the two flip-flops are different.




5. Design of two-level circuits using NAND and NOR gates

$$F(a, b, c, d) = a'bd + ac'd$$

a) Find a two-level NAND gate circuit. (You may use inverted inputs, i.e. a' , b' and etc.)



b) Find a two-level NOR gate circuit. (You may use inverted inputs, i.e. a' , b' and etc.)



6. A sequential circuit has one input and one output. The output becomes 1 and remains 1 thereafter when at least two 0's and at least two 1's have occurred as inputs, regardless of the order of occurrence (Otherwise, the output becomes 0). Draw a state graph (Moore type) for the circuit (nine states are sufficient).

Example sequence)

input: 00000001000010001100111

output: 00000000000011111111111

