

MS Exam, Fall 2012, Solid State Electronic Devices (ECE 230A-B)

230A problem:

1. III-V compound semiconductor GaAs has two families of cleavage planes (110) and ($\bar{1}\bar{1}0$). You can cut the crystal along these two planes to create mirror-like facets. This is how semiconductor lasers are fabricated (i.e. using the cleaved planes as reflecting mirrors). For a (211) GaAs wafer, find
- the cleavage plane(s) that can cut through the (211) wafer with a mirror-like facet,
 - the plane that is normal to both the (211) plane and the cleavage plane(s) in (a),
 - what is the lattice structure of GaAs and InP?
 - The lattice constant for GaAs is 5.65 Å. Find the interplane distances for (111) planes and (211) planes,
 - Calculate the bond length of GaAs crystal.

Solution:


- (01 $\bar{1}$) plane is a cleavage plane and perpendicular to (211).
- (211) \times (01 $\bar{1}$) = 2($\bar{1}$, 1, 1) Hence ($\bar{1}$, 1, 1) is the plane normal to (211) and (01 $\bar{1}$).
- Both GaAs and InP have FCC lattice.
- $d_{111} = \frac{5.65}{\sqrt{1^2+1^2+1^2}} = 3.26\text{Å}$ $d_{211} = \frac{5.65}{\sqrt{2^2+1^2+1^2}} = 2.31\text{Å}$
- $Bond\ length = \frac{5.65\sqrt{3}}{4} = 2.45\text{Å}$

230B problem:

1. For an abrupt n⁺-p diode in Si, the n⁺ doping is 10²⁰ cm⁻³, the p-type doping is 3×10¹⁶ cm⁻³. Assume room temperature and complete ionization.
- Draw the band diagram at zero bias. Indicate $x = 0$ as the boundary where the doping changes from n⁺ to p. Also indicate where the Fermi level is with respect to the midgap.
 - Write the equation and calculate the built-in potential.
 - Write the equation and calculate the depletion width.
 - Will the built-in potential increase or decrease if the temperature goes up and why?

Solution:

(a)



$$E_i - E_f = kT \ln \left(\frac{N_a}{n_i} \right) = 0.38 \text{ eV}$$

(b)

$$\psi_{bi} = \frac{E_g}{2q} + 0.38 \text{ eV} = 0.94 \text{ eV}$$

(c)

$$W_d = \sqrt{\frac{2\epsilon_{si}\psi_{bi}}{qN_a}} = 0.20 \text{ } \mu\text{m} = 2 \times 10^{-5} \text{ cm}$$

(d) $E_f - E_v = kT \ln \left(\frac{N_v}{N_a} \right)$ increases as temperature increases.

So $E_i - E_f$ decreases as temperature increases.

And ψ_{bi} decreases as temperature increases.


2. Consider an n-channel MOSFET with 20 nm thick gate oxide and uniform p-type substrate doping of 10^{17} cm^{-3} . The gate work function is that of $n^+ \text{ Si}$.
- (a) What is the threshold voltage? Sketch the band diagram at threshold condition, $\psi_s = 2\psi_B$.
- (b) What is the threshold voltage if a reverse bias of 1 V is applied to the substrate? Sketch the band diagram at threshold.

Solution:

$$(a) \quad \psi_B = \frac{kT}{q} \ln \frac{N_a}{n_i} = 0.42 \text{ V}$$

$$V_{fb} = -\frac{E_g}{2q} - \psi_B = -0.98 \text{ V}$$

$$V_t = V_{fb} + 2\psi_B + \frac{\sqrt{2\epsilon_{si}qN_a(2\psi_B)}}{C_{ox}} = -0.98 + 0.84 + 0.97 = 0.83 \text{ V}.$$



(b)

$$V_t = V_{fb} + 2\psi_B + \frac{\sqrt{2\epsilon_{si}qN_a(2\psi_B + V_{bs})}}{C_{ox}} = -0.98 + 0.84 + 1.44 = 1.30 \text{ V}$$

